Xcr3384xl-12pqg208i programmable logic device (CPLD / FPGA) is original and in stock
Negotiable /Piece
Min.Order:1 Piece
Shenzhen nanbeihang Electronic Development Co., Ltd
Xa7a35t-1cpg236q programmable logic device (CPLD / FPGA) is original and in stock
Price advantage of xc7z007s-1clg400i cspbga-400 single chip microcomputer
Xcr3064xl-7vqg100c programmable logic device (CPLD / FPGA) original stock
Xcf16pfsg48c programmable logic device (CPLD / FPGA) is original and in stock
Xc95144xl-5tq100c programmable logic device (CPLD / FPGA) original stock
Xc7a15t-2ftg256i ftbga-256 programmable logic device has the lowest price
describe
™ Xpla3xcr3384xl device is a 3.3V, 384 macro battery CPLD, which is designed for power sensitivity and requires leading programmable logic solutions. A total of 24 function blocks provide 9000 available doors. The propagation delay speed of the needle can reach 7.0ns, and the maximum system frequency is 135mhz.
Totalcmos fast zero power design technology
Coolrunner xpla3cplds provides totalcmos ™ Solutions in process technology and design technology. These CPLDs use cascaded CMOS gates to realize the sum of their products, rather than the traditional sensory amplifier method. This CMOS gate implementation allows Xilinx to provide CPLD with both high performance and low power consumption, breaking the paradigm that low performance is necessary to have low power consumption. See Figure 1 and table 1, which show iccvs, respectively. Our xcr3384xltotalcmoscpld frequency (data with 24 resettable up / down, 16 bit counters at 3.3V, 25 ° C).
features
• low power 3.3V 384 macrocell CPLD
• 7.0 ns for pin logic delay
• system frequency up to 135 MHz
• 384 macro units, 9000 usable gates
• small size packaging
-144 pin TQFP (118 user I / O)
-208 pin PQFP (172 user I / O)
-256 ball FBGA (212 user I / O)
-324 ball FBGA (220 user I / O)
• optimized for 3.3V systems
-Ultra low power operation
-Typical standby current at 25 ° C is 18 μ A
-5V fault tolerant I / O pin with 3.3V core power supply
-Advanced 0.35 micron five layer metal EEPROM
process
-Fast zero power ™ (FZP) CMOS Design
technology
-3.3V PCI electrical specification compatible output
(no internal clamping diode on any input or I / O)
• advanced system functions
-In system programming
-Input register
-Predictable time model
-Each function block can use up to 23 clocks
-Maintain excellent pins during design changes
-Full IEEE standard 1149.1 boundary scan (JTAG)
-Four global clocks
-Each function block has eight product terms and control terms
• fast ISP programming
• port enable pin for additional I / O
• 2.7V to 3.6V supply voltage at industrial voltage
Range
• programmable conversion rate control per output
• security bits prevent unauthorized access
• refer to coolrunner ™ Xpla3 series data sheet
(ds012) for architecture description